

EIE2 – Instruction Architectures & Compilers
Team Project – RISC-V RV32I design (2023)

Team

Members

1. Team overall achievement:

cache

Pipeline with Hazard handling

Simple Pipeline

Single-cycle

2. Quality of SystemVerilog design:

--	--	--	--

Professional level & easy
to understand

Well structured &
Good quality

Reasonable but
need to improve

Poor and ill-
structured

3. Quality of test, verification:

--	--	--	--

High quality testing &
very strong evidence

Good tests & good
evidence of working

Reasonable
testing & evidence

Not sure if it
really works

4. Quality of team, team report, repo structure and overall professionalism:

--	--	--	--

Evidence of good team
work & excellent repo

Evidence of good team
work & good repo

Evidence of
reasonable team
work & repo

Could be much
better

Team's feedback

Team GRADE:

--

5. Individual's contributions

--	--	--	--

Strong evidence of
outstanding contr.

Good evidence of
average team contr.

Evidence of
weaker contr.

Evidence of very
weak contr.

Individual's feedback

Individual GRADE:

--